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Abstrat. We report on the implementation of a
software dened radio (SDR) based on state-of-the-
art digital signal proessors (DSPs). While time rit-
ial operations are exeuted on speialised transmit
and reeive proessors with a xed blok struture,
the baseband proessing is performed on highly exi-
ble DSPs. We omment on the SDR building bloks,
and the software implemented on this test-bed in-
luding blind synhronisation, equalisation, and ar-
rier reovery for dierentially enoded quadrature
amplitude modulation. The funtionality has been
tested by audio transmission. We onlude with an
analysis of apabilities and limitations of the imple-
mented SDR struture.
1 INTRODUCTION
The design of highly exible digital ommuniation
systems has beome an area of onsiderable inter-
est. Partiularly for mobile wireless transmission via
hand-held devies, size and ost ompetitiveness usu-
ally set limitations when trying to implement sys-
tems ompatible with multiple standards that ex-
ist throughout the world. Similarly, upoming stan-
dards will overlap with existing ones for a signiant
interim period, suh as for example for the transition
from GSM to UMTS [1, 2℄.
This has motivated the onept of a software de-
ned radio (SDR), whereby the digital-to-analogue
and analogue-to-digital onversion are performed as
lose as possible to the radio frequeny. The aim of
extending the digital domain is to implement mod-
ulation, demodulation, hannel oding and other re-
quired proessing tasks in software [3, 4℄. Therefore,
users, servie providers, and manufaturers beome
more independent of the realisation of one spei
data transmission standard, sine by downloading
appropriate software ode, a dierent funtionality
an be adopted by the ommuniations system.
In this paper we report on the implementation of
a software radio test-bed with an SDR transmitter
and reeiver. Both funtions are implemented on
C6711 digital signal proessors performing the base-
band operations. The onversion between baseband
and an intermediate frequeny (IF) is ahieved by
separate, fast digital transmit and reeive proessors
as suggested in [5, 6℄. The transmitted and reeived
IF signals have a resolution of 12 and 14 bits respe-
tively, and an be sampled at a maximum of 65 MHz.
We rst disuss the hardware employed in real-
ising the SDR transmitter and reeiver in Se. 2.
Software implementations, partiularly for the re-
eiver funtions suh as blind adaptive arrier reov-
ery, synhronisation, and equalisation, are outlined
in Se. 3. Se. 4 highlights the testing and running
of a 96 kbit/s data link aross the SDR, while in
Se. 5 onlusions are drawn.
2 HARDWARE PLATFORM
The general setup of the implemented SDR transeiver
is shown in Fig. 1. Two oating point DSPs operate
as baseband units in both the transmitter and the re-
eiver, while dediated iruitry in form of a digital
transmit proessor (DTP) and a digital reeive pro-
essor (DRP) are employed for the onversion and
proessing stages between baseband and IF. In the
following, we omment rst on the transmit funtion
in Se. 2.1 and thereafter on the reeiver hardware
in Se. 2.2.
2.1 Transmitter Ciruit
The transmitter hardware enompasses a Texas In-
struments C6711 oating point DSP for baseband
proessing. Based on a suitable input signal, this
proessor provides a stream of omplex valued sym-
bols for transmission, whih are then passed to a
DTP, for whih an Analog Devies AD9856 has been
utilised. The seleted DTP has an on-board digital-
to-analogue onverter,(DAC) to nally transform the
digital data into an analogue signal at IF. As indi-
ated in Fig. 1, the iruit is ompleted by an am-
plier with variable gain, whih an be ontrolled
digitally.
Our seleted baseband DSP is suitable for proess-
ing tasks that are highly demanding in terms of re-
quired omputational omplexity. and an therefore
enompass tasks suh as soure and hannel oding.
The C6711 DSP used here, evaluating 900 million
oating point operations per seond at a lok rate
of 150 MHz, resides on a low-ost DSP starter kit
(DSK) board, whih permits aess to various ports
and interfaes of the DSP. For the ommuniation
between DSP and DTP, both the DSP's data bus
and one of its two multihannel buered serial ports
(MBSP) have been utilised. Inphase and quadra-
ture omponents of the omplex valued symbols are
presented to the DTP interleaved and in a parallel
fashion over the DSP's expansion memory interfae,
whereby 12 bits parallel data and a ontrol line to
enable transmission are oupied. The initialisation
of the DTP and also its ontrol during transmission
are servied via an MBSP by the DSP. over a num-
ber of ontrol lines. Finally, the seond MCBSP on
the baseband board is onneted to a low ost on-
board analogue-to-digital onverter (ADC) aquiring
a 12 bit single-hannel audio data stream at a sam-
pling rate of 8 kHz. In our setup, this analogue input
is urrently used to provide audio data for transmis-
sion as shown in Fig. 1.
The baseband data is transfered to the DTP via
ustom build lathes, with inphase and quadrature
data omponents interleaved. The DTP is plaed on
an evaluation board omprising an AD9856 quadra-
ture digital up-onverter. Within this up-onverter,
it is possible to download dierent sets of oeÆients
for transmit ltering and hoose dierent oversam-
pling ratios in the interpolation stages. At the out-
put of the interpolation stage, a quadrature ampli-
tude modulation is plaed, where the inphase and
quadrature signal omponents are multiplied by sine
and osine waveforms. At a maximum input band-
width of 25 MS/se (onsidering both inphase and
quadrature omponents), the maximum sampling rate
at the output of the DTP is 160 MHz, whih is lim-
ited by a 65 MHz lowpass lter and the rate of the
on-board digital-to-analogue onverter (DAC). This
DAC has a resolution of 12 bits, and is followed by
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Fig. 1: Blok diagram of the implemented software dened radio test-bed.
a programmable gain amplier (AD8320) for power
ontrol. This gain amplier an be regulated through
the transmit proessor, whih in turn is ontrolled
via the DSP's serial port.
As indiated in Fig. 1, the analogue IF signal ould
now be further modulated up to radio frequeny and
be transmitted via an antenna. A mathing analogue
iruit ould reeive the transmit antenna signal, and
down-onvert it to IF. In our test-bed, this hardware
stage is urrently omitted, and the IF signal from
the DTP is passed straight bak into a digital reeive
proessor (DRP).
2.2 Reeiver Ciruit
On the reeiver side, the analogue IF signal is fed to
an AD6644ST analogue to digital onverter (ADC)
sampling at a maximum of 80 MS/se with 14 bit
resolution. As shown in Fig. 1, this data is passed
to the DRP over a parallel port. Here, this ded-
iated proessor is an AD6620, whih has a maxi-
mum input bandwidth of 65 MS/se for real signals
or 32.5 MS/se for omplex valued data. Over two
stages of asaded-integrator-omb (CIC) lters with
denable deimation ratios, nally a programmable
reeive lter of order 255 an be applied to the data
in the down-onversion proess.
From the DRP, the inphase and quadrature data is
then serially transmitted to the seond C6711 DSP
hosting the baseband reeiver funtions. Although
the seleted DRP also allows a parallel interfae, the
employed DSK board permits only to write to the
MBSP but not the data bus on the expansion mem-
ory interfae. Through the MBSP, the DSP an
also ontrol the parameters on the DRP, inluding
the deimation ratios as well as the seletion of the
CICs and the reeive lter.
In the baseband reeiver DSP, the oversampled
data is fed into a synhronisation and equalisation
stage, whih will be desribed in Se. 3. Thereafter,
the omplex data symbols are translated into a bit-
stream. From this bit stream, another synhronisa-
tion proess is required to extrat the transmitted
data words. Finally as shown in Fig. 1, our im-
plementation sends these 12 bit data words to the
on-board DAC via the seond MBSP to output an
analogue audio waveform.
3 IMPLEMENTATIONS
After setting up the software ontrolling the dier-
ent devies as well as ommuniation between the
baseband DSPs and the transmit and reeive pro-
essors, the SDR platform outlined in Se. 2 is rea-
sonably exible and an be programmed in C for
any funtionality within the apabilities of the test-
bed. While in priniple the bandwidth of the DTP
and DRP would permit the implementation of W-
CDMA with a required bandwidth of 5 MHz, using
the MBSP1 in the reeiver DSP and the baseband
proessing set limitations. Hene, in the following we
desribe the implementation of a data link of lower
bandwidth suh as found in GSM using the previ-
ously dened hardware platform.
3.1 Modulation and Demodulation
In the baseband DSP of the transmitter, the 12 bit
audio samples were onverted into a bit stream, whih
in turn was subjeted to a Gray enoded dierential
QPSK (D-QPSK) sheme. Dierential enoding was
seleted to enable blind synhronisation and equali-
sation without phase ambiguity in the reeiver. The
D-QPSK symbols are upsampled by a fator of four,
and pulse shaping with a root raised osine lter is
applied prior to transferring the data to the DTP.
The loks in the transmitter and reeiver iruits
are governed by the baseband DSPs. As after de-
modulation a lok mismath will lead to a arrier
frequeny oset, a time-varying rotation of the re-
eived D-QPSK symbols and a slight dierene in
the transmitted and reeived data rates an result.
In order to mitigate these problems, the reeive base-
band DSP requires synhronisation and arrier oset
reovery [7, 8℄. This synhronisation is performed to-
gether with timing synhronisation and equalisation,
whih will be outlined in the next setion.
3.2 Synhronisation and Equalisation
Amongst a variety of algorithms for arrier and tim-
ing oset ompensation, suh as phase-loked-loops
and early-late-gate methods [7℄, adaptive ltering
was hosen as a onvenient way of solving the dier-
ent synhronisation issues. We here apply a fration-
ally spaed adaptive equaliser, whereby the input is
oversampled at twie the symbol rate to ahieve tim-
ing greater resolution over standard symbol-spaed
equalisers [9℄.
To reover the D-QPSK symbols, dierent adap-
tive shemes an be invoked. Standard adaptive al-
gorithm an be employed if a training sequene is
available. For our SDR test-bed, a blind synhronisa-
tion and equalisation sheme was preferred, whereby
the transmitted data is unknown and reovery is
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Fig. 2: Frationally spaed adaptive equaliser in
polyphase realisation with deision-direted updat-
ing.
based on the knowledge of the transmitted symbol al-
phabet only. A well behaved lass of adaptive equalis-
ers belong to the family of onstant modulus algo-
rithms (CMA) [10℄. The CMA however leaves the
phase of the reeived symbols ambiguous. There-
fore, as speially D-QPSK modulation had been
seleted for data enoding, a deision-direted sheme
without phase-ambiguity was seleted, as shown in
Fig. 2.
With the oversampled reeived data x[n℄, both the
reeived data available to the equaliser at sampling
period m as well as the equaliser oeÆients h[m℄
an be denoted in vetor notation as
x
m
=

x
0;m
x
1;m

; h
m
=

h
0;m
h
1;m

; (1)
whereby
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with i = f0; 1g. The output y[m℄ of the equaliser is
fed into a QPSK deision devie with output g[m℄.
The dierene between the input and output of this
slier therefore denes the error of the equaliser,
e[m℄ = g[m℄  y[m℄ = g[m℄  h
H
m
 x
m
: (4)
In our sheme, the deision of the orret slier out-
put is based on the losest viinity of a QPSK on-
stellation point s
l;k
=
 
( 1)
l
+ j( 1)
k

=
p
(2), with
j =
p
 1 and l; k 2 f0; 1g, to the reeived symbol
y[m℄,
g[m℄ = argmin
s
l;k
jy[m℄  s
l;k
j : (5)
With a suitable error minimisation riterion, for ex-
ample a deision-direted normalised least mean squa-
res (NLMS) adaptive algorithm
h
m+1
= h
m
+ ~ 
x
m
kx
m
k
2
 e

[m℄ ; (6)
the lter oeÆients in the equaliser an be automat-
ially adjusted [9, 11℄.
The frationally spaed equaliser desribed above
is apable of arrier oset reovery by following a
dynami optimum solution,
h
opt;m
= 
inv
 e
j(

off
m+#
off
)
; (7)
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Fig. 3: Reeived onstellation pattern (a) without and (b) with arrier oset reovery by the adaptive equaliser.
whereby 
inv
is the linear time-invariant hannel in-
verse regularised by the hannel noise, and 

o
and
#
o
are the arrier normalised angular frequeny and
phase osets, respetively. Timing reovery is ahieved
by 
inv
modeling a frational delay lter, whereby the
equaliser benets from an inreased resolution due
to frational spaing. Therefore, as long as the ini-
tial starting value for h
m
is reasonably lose to the
true solution, and the arrier frequeny oset 

o
is within limits, the adaptive algorithm in (6) an
onverge to and trak the optimum solution for the
equalisation problem.
4 OPERATION AND AUDIO TRANSMIS-
SION EXAMPLE
The operation of the SDR an be veried by aess-
ing all memory loations and registers on the DSPs
via the software tools provided for the C6711. An ex-
ample for the operation of the arrier reovery and
synhronisation is given in Fig. 3(a) and (b), where
the reeived onstellation over a short time interval
shows the rotation of the symbols whih in Fig. 3(b)
has been orretly ompensated to retrieve the data.
Therefore with the orret operation of the over-
all SDR hardware and software as outlined in Fig. 1,
a 96 kbit/s transeiver for narrowband speeh / au-
dio an be performed. This data rate agrees with
the 12 bit word length and 8 kHz sampling rate of
the baseband unit on-board ADC/DACs. The data
was modulated to and demodulated from D-QPSK
symbols in both baseband DSPs and four times over-
sampled. Adjustments were made in the DTP and
DRP suh that an IF of 5 MHz was ahieved. In the
reeive baseband DSP, all synhronisation task were
performed blindly and adaptively.
5 DISCUSSION AND CONCLUSIONS
A software radio design has been implemented based
on state-of-the-art DSPs. The time ritial opera-
tions of the digital front-ends were delegated to spe-
ialized proessors with a xed but programmable
blok struture, while the baseband funtionality is
fully programmable on oating point DSPs. The
riuit and the appliation to an audio signal trans-
mission at 96 kbps has been outlined.
The limitations of the struture are urrently the
use of the serial port for ommuniation between the
digital reeive proessor and the baseband reeive
DSP, as well as the speed of the baseband DSPs.
These limitations manifest themselves in a restrition
to approximately 256 kbit/s bandwidth for transmit-
ted D-QPSK data. While GSM or similar standards
an be well implemented within suh limits, for ex-
ample W-CDMA has a too high bandwidth require-
ment for our spei SDR realisation.
The exibility of the presented struture has to
be based on variation of D-QPSK transmission, or
potentially the transmit and reeive ltering, or the
hannel oding. Some of our urrent work fouses
on implementing a dierential 16-QAM data trans-
mission, whereby blind synhronisation shemes have
to be more elaborate as in the simpler D-QPSK ase.
The ultimate aim is to apply adaptive QAM, whereby
the modulation level is adjusted to hostility of the
hannel, i.e. high level QAM shemes with a high
data throughput are all on whenever the hannel
quality permits this.
6 ACKNOWLEDGEMENT
We would like to thank Prof. L. Hanzo for enourage-
ment and advie, and M. Shlosser and J. Stefanov
for their ontribution in form of an early version of
the presented testbed.
7 REFERENCES
[1℄ \Speial Issue on Software Radio," IEEE Jour-
nal on Seleted Areas of Communiations, vol.
6, no. 4, August 1999.
[2℄ F. Jondral, A. Wiesler, and R. Mahauer, \A
Software Dened Radio Struture for 2nd and
3rd Generation Mobile Communiation Stan-
dards," in IEEE 6th International Symposium
on Spread Spetrum Tehniques and Applia-
tions, Pisataway, NJ, September 2000, vol. 2,
pp. 637{640.
[3℄ C. Bonnet, G. Caire, A. Enout, P. A. Humblet,
A. Montalbano, and D. Nussbaum, \Open Soft-
ware Radio Platform for New Generations of
Mobile Communiation Systems," in 3rd Euro-
pean DSP Eduation and Researh Conferene,
Paris, September 2000.
[4℄ M. Jian, S. R. Bai, K. T. Heng, and W. H.
Yung, \A Software Radio Development Plat-
form PCP200 | Partnering 'C6x with Virtex
FPGA," in 3rd European DSP Eduation and
Researh Conferene, Paris, September 2000.
[5℄ T. Hentshel, M. Henker, and G. Fettweis, \The
Digital Front-End of Software Radio Termi-
nals," IEEE Personal Communiations, vol. 6,
no. 4, pp. 6{12, August 1999.
[6℄ M. Shlosser, \Software radio development,"
Diploma thesis, University of Southampton,
Southampton, UK, May 2000.
[7℄ E. A. Lee and D. G. Messershmitt, Digital
Communiation, Kluwer Aademi Publishers,
Boston, 2nd edition, 1994.
[8℄ U. Mengali and A. d'Andrea, Synhronization
Tehniques for Digital Reeivers, Plenum Press,
New York, 1997.
[9℄ R. Heuze, \Software Synhronisation and
Equalisation," Tripartite fth year projet re-
port, University of Southampton, Southampton,
UK, May 2001.
[10℄ C. R. Johnson, P. Shniter, T. J. Endres, J. D.
Behm, D. R. Brown, and R. A. Casas, \Blind
Equalization Using the Constant Modulus Cri-
terion: A Review," Proeedings of the IEEE,
vol. 86, no. 10, pp. 1927{1950, Otober 1998.
[11℄ S. Abendroth, \Development of a Digital Front-
End for a Software Dened Radio," Tripar-
tite fth year projet report, University of
Southampton, Southampton, UK, May 2001.
